Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with displaying output of ML401 FPGA in the hyperterminal

Status
Not open for further replies.

moraali

Newbie level 3
Joined
Feb 25, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,312
Good evening

My Board (written on the FPGA board) is
Board Vendor: Xilinx
Board Name: Virtex 4 ML401
Board Revision: B

I have done the tutorial (EDK 9.2 MicroBlaze Tutorial in Virtex-4). I am using Virtex4 ML401, not ML403. However , when I opened the Hyperterminal, the Hyperterminal does not display any output.

My lecturer told me the problem might occur when translating from vhi to vhdl . Can you please rectify my problem. He also told me the problem might occur because when using the BSB the revision board is only '1'. But my board is is written 'B'.



The code is in the attachement.

Please reply to me as soon as possible
Thank you
 

Re: Need Microblaze Help

I have not used ML401 but I got that UART problem on my Custom Board. In my case, I resolved it by providing sys_clk_s to OPB_CLK of UART
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top