Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PROBLEM in design of LNA low-gain mode

Status
Not open for further replies.

bigworm

Member level 3
Joined
Nov 13, 2004
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
507
hi,
can anybody provide suggestion on low-gain mode of LNA?
normally, how does low-gain mode work for high linearity?
1) design two configuration, one for high gain, another for low gain, and switch between them
2) directly use the same configuration with different bias?
which way is better?

in (1) condition, for a common soruce LNA, will the switch degrade the linearity?

many thanks!
 

i think the low gain mode , is mode where the bias current is reduced and so the gain ,

i think for space on chip , they design a single configuation and control its ggain

khouly
 

I guess so...
but sometimes I find it is hard to lower the gain enough because, even if half the current, the wide W input mos will still provide gain of several dB.
I have designed a lna with input mos in linear region when low-gain.
I don't know whether it is feasible. the gain varies with the vds :(
 

Some RF transceiver manufacturers name Low Gain mode when they bypass the LNA using a switch (this is Low Gain of the receiver).
In this mode the IP3 of the receiver is higher than High Gain mode (when the LNA is active).

This is a common topology in WCDMA where the receiver needs to meet high dynamic ranges compare to other systems.

Using a dynamic bias for an LNA is a challenge meeting the IP3 requirements.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top