Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A question about bias circuit.

Status
Not open for further replies.
D

didibabawu

Member level 5
Joined
Dec 21, 2005
Messages
90
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,851
Why the circuit in the PIC use more than one serial mos(M1,M2,M3) in linear region whose gate connect together? Why don't use only one transistor in linear region?

3X!
 

I think the main reason is less sensitive to body effect. You can find that out in EE240 lecture EE240 in berkeley.
Go to the following link for lectures if you want.
 

Hi,
The reason is that the calculated size, W and L of the transistor in linear region cannot be implemented by one transistor according to the process and library limitations (minimum/maximum L or W). So they use a series of two or more transistors to implement the desired w and L.
 

Agree!
naalald said:
Hi,
The reason is that the calculated size, W and L of the transistor in linear region cannot be implemented by one transistor according to the process and library limitations (minimum/maximum L or W). So they use a series of two or more transistors to implement the desired w and L.
Click to expand...
 

also matches better, they're in series anyway
to provide sufficient VDS drop to keep the right one
in saturation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top