Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to calculate the depth of Async FIFO?

Status
Not open for further replies.
S

spartanthewarrior

Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
How to calculate Depth of Async FIFO in all possible scenarios.
 

Re: Depth of Async FIFO

Dear Sir,

I ever heard from my friend the formula is (1A + 2B)/B.
A : input clock period
B : output clock period

For your reference.
 

Depth of Async FIFO

Since you specifically said it is an async FIFO, you will need to statically determine the rate of data in vs data out. You will need to use the switching of the address buss relative to the read and write enables.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top