Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to reduce the miller effect ?

Status
Not open for further replies.
T

taofeng

Advanced Member level 4
Joined
Mar 21, 2006
Messages
104
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,021
I am facing the problem that the miller effect of the large power transistor will diode connect the transistor, which in the end makes the transistor a resistor. Really want to know if there is any other good design technique to reduce the miller effect in addition to cascode structure ?
 

if your circuit is a differential one, you could try the so called "neutralization" technique. If not, other than minimizing the gate to drain cap or using a low impedance in the drain node, I have no ideas myself.
 

If you are worring about low supply voltage, you can use folded cascode structure, something like these
 

use inductor to cancel out the miller effect if ur design is at high freq
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top