Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to get a ref bias which higher than supply voltage

Status
Not open for further replies.

macron

Newbie level 4
Joined
Mar 24, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,313
in IC, without L, how to get this bias useing low voltage process?
thanks
 

macron said:
in IC, without L, how to get this bias useing low voltage process?
thanks
you can use Dickson circuit model and so on
 

thanks zhlc3 and zhqian:

i think charge pump maybe help to get a smoother voltage with little ripple

but the biggest problem I encountered is how to implement by using the CMOS of 0.35um, and the ref bias must larger than 12V
 

you can check Lineare LT4256. GATE Pin's ref bias larger than 10.8V
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top