BoTig
Newbie level 4
clock glitch
Hi all,
I'm designing clock module for ASIC. This is my first experience in clock module design. For synthesis I'm using Design Compiler. I dont know how to give constraints for generated clocks. Can someone give me some info.
Also is it posible to check with Design Compiler glithes on generated clocks.
Or the only way is post synthesis simulation?
Thank you very much.
Hi all,
I'm designing clock module for ASIC. This is my first experience in clock module design. For synthesis I'm using Design Compiler. I dont know how to give constraints for generated clocks. Can someone give me some info.
Also is it posible to check with Design Compiler glithes on generated clocks.
Or the only way is post synthesis simulation?
Thank you very much.