Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There are two points:
1. Normally, mismatch depent on the layout; So if some cap should be match, more should be pay; some papers include "the art of layout" has inform this;
2. One good fab should offer the different device mismatch datasheet, just as gevy said;
Added after 2 minutes:
BTW, welcome any comment and/or suggestions/ questions. Email->babbage.song@gmail.com
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
