Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How can I add constraint for clk2 and data1 when I synthesis my block?

Status
Not open for further replies.
T

tarkyss

Full Member level 6
Joined
Aug 1, 2005
Messages
340
Helped
26
Reputation
52
Reaction score
8
Trophy points
1,298
Location
China
Activity points
4,162
there are one clk1 in my block,
clk2,data1 are generated in clk1,
while clk2 is not used in my block, it is used by another clock,
and the block will capture data1 by clk2,
how can i add constrait for clk2 and data1 when i synthesis my block?
thanks
 

a synthesis problem

can ya explain a bit in detail .... all i can c is only clk, data and block
not able to comprehend nethin frm the question !!
 

a synthesis problem

thanks, i think i have solved it yet
 

Re: a synthesis problem

tarkyss said:
there are one clk1 in my block,
clk2,data1 are generated in clk1,
while clk2 is not used in my block, it is used by another clock,
and the block will capture data1 by clk2,
how can i add constrait for clk2 and data1 when i synthesis my block?
thanks
Click to expand...

create_generated_clock
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top