Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What kind of delay is needed to eliminate the dead zone effect in PFD?

Status
Not open for further replies.
B

benchen

Member level 2
Joined
Sep 9, 2005
Messages
42
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,605
I know to eleminate the effect of dead zone in PFD, delay module is intentionally added. My question is how long should this delay be? Is there any priciple about that?
The CP needs some time to reach its stable current. So should this delay be long enough to wait for the CP to be stable or just a short time to make the CP turn on?
Thanks/
 

A quesion about PFD

The dead zone is actually determined by the time required to charge the node capacitances of your charge pump transistors. Hence you add delay in the reset path of the your PFD. While calculations on the capacitors of the PMOS/NMOS pairs will give you a theoritical value of the minimum pulse width, a good thing to do is to go for a programmable delay chain of inverters which will thicken the reset pulses.

So, put a delay chain of inverters and then program them to adjust the delay
 

    B

    benchen

    Points: 2
    Helpful Answer Positive Rating
Re: A quesion about PFD

Another thing should be noticed is too long delay also decrease the phase detection range.
 

    B

    benchen

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top