Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

non-idealistic on saturation region

Status
Not open for further replies.

rock888ford

Newbie level 3
Joined
Jul 29, 2007
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,302
what is the non-idealistic on saturation region?how do u improve it?
 

non idealistic on saturation is the variation of drain current with change in Vds in the saturation region.... this can be improved by reducing variation in Vds or by biasing of MOSFET using current mirror...
 

Non idealistic on saturation region--
Means Variation of device current due to "Channel length modulation".
Ideally device current in saturation must be constant showing straight line, but because of Channel Length modulation effect current varies with Vds.
Channel length modulation is also present while device operating in triode region, but the effect is less compared to in saturation state.
We can reduce the effect by biasing device near VDSAT point, so that Id variations will be against Vds.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top