Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the loop compensation problem for a voltage mode boost DCDC

Status
Not open for further replies.

huashizng

Newbie level 6
Joined
Oct 19, 2005
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,418
+understanding of loop compensation

Hi, all

i am simulating the simple model of a voltage mode boost DCDC with 200mA load. but i met some problems in loop stabillity.
In this structure, according to my understanding, LC filter network will produce two poles, output capacitor and load also bring a pole. At the same time, the boost structure will introduce an inevitable RHP zero. It seems it is hard to compensate the whole voltage loop only by the Ccomp and Rcomp. Do you have any suggestion on the loop compensation?

p.s.: if anyone know how to build AC model for the switch part of the boost voltage mode structure?

Any help or comments would be very appreciated.

Added after 2 minutes:

sorry, i forgot to attach the circuit
https://obrazki.elektroda.pl/68_1185441781.jpg
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top