Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Input protection circuit for CPLD

Status
Not open for further replies.

elektrom

Full Member level 2
Joined
Jul 2, 2001
Messages
127
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
965
digital input protection schematic

In case of using X9572XL to receive digital (TTL and CMOS) input directly from connector. Any recommendation for input protection circuit that will prevent CPLD pin to destroy from uncertain condition.

THX
 

could put a "pull-up" so that in case of wire break, or something screwy it faults to a Known state.

or, back to back zener diode. they clamp voltage spikes

Mr.Cool
 

Pull-up to 3.3V to 5V? This CPLD is 5V tolerant and I want it to be able to receive both TTL and CMOS signal.

How about serie resister? I don't know the limittation of current.
 

Hi,

If you have proper termination on outputs you don't need additional circuit protection on inputs.

If you expect significant current spikes or latchup occureance use pullup resistor, serial resistor and external duo diode e.g. BAV-99. This is very good protection for many casses. You can limit input current and input over voltage with value of the serial resistor.

If you need more protection (e.g. noisy enviroment) you can use transil diodes or integrated transil protection arrays.

If you use many inputs from connector to CPLD take care about disipation and overall chip current limits. Also take special care about chip ground to reduce ground bounce and possible floating of input and output voltage levels.

If you route CPLD outputs to connector use serial resistor for proper line termination and output short circuit protection. Also take care overall CPLD current and disipation limits.

If you don't have too many space on the board use only appropriated series SMT RPACKs for input protection.

Don't forget to consider additional signal time propagation produced with input serial resistor and chip input capacitance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top