Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. L

    Deep nwell devices in tsmc65nm

    In analog layout devices should be laying inside NW ring, ring should be closed and connected to some high potential, finally all should be covered by DNW. Please check TSMC manual.
  2. L

    How to 'save and resume' SSH sessions ?

    Hi All, For something similar I use vnc over ssh. For details please see https://crl.ucsd.edu/handbook/vnc/
  3. L

    How to overcome poly density error in layout

    The easier way is make bigger space between device in layout.
  4. L

    cadence virtuoso 6.1.5 .oa file

    Hi Everyone, Last time I get some example of cell in .oa format (layout.oa).How can I open this file? Is any way to import it to virtuoso ? I will be grateful for help.
  5. L

    Hi: any one help me for install " Cadence.IC.6.15.Virtuoso " plz

    Hi You need use InstallScape, this software is use to install cadence product, you can download it from cadence.com

Part and Inventory Search