Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Our Sensors encounter many EMC problems at the customer end.
For example, we can be sure of the correctness of the chip output sync signal, data, and clock. But our customers do the PCB design themselves when incorporating our sensors into their systems. Many times they...
How to prevent digital swithcing noise from disturbing analog circuits?
Should I use Deep N-well to envelop all digital circuits as someone's advice?
Or envelop all analog circuits?
any other methods to deal with the noise between digital and analog?
Thanks in advance
I browsed Hspice manual for .save and .load commands, and tried them.
But the commands can only let the simulation skip OP calculation step. Simulation starts from the zero time point again. But I expect it start from the break point.
Anyone can tell the details?
Anyone knows how to pause a hspice simulation?
Also, I sometimes need pause a simultion, shut down the machine, restart the machine several hours later, then go on the paused simulation from the break point. Is it possible?
I have a band gap, which is implemented with TSMC018 Process 5x5 pnp transistors. With the circuit I get 1.265v bandgap output.
But when I shift it to Tower018 Process, I can only get 1.136v output.
I test the Vbe temperature coefficient, and find that the coefficient is smaller than TSMC pnp5x5...
holddreams, you can do temp sweep of every corer.
change the R ratio to get zero coefficient curves.Voltage varies 10mv with temperature in one corner is too big.
But I think for different corners 10mv is not too big.
walker8764, tt means typical nmos and typical pmos
ff means fast nmos and...