Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Just google "atmel spwm", several code base hits.
Another easy single chip approach -
You can also do a s plane analysis of the LM318 to examine if Zin( f ) and Zout ( f ).
its an interesting analysis as you will see Zout starts looking inductive. And you also
can see the virtual ground at input starts degrading. Doing the LM318 a tad comp-
licated as its two pole Aol response...
Actual layout on PCB may govern C measured.
PSOC 6 Ap Note
Before we start what do you need to do when power is super low, just
respond to a wakeup pin interrupt ? Or RTC or.....
Also do you want all clocks off internally ?
Maybe some target info for what you are seeking would help advisors.
Don't know if you have seen this -...
Pretty trivial with a PSOC 5LP -
Example is different freq but 5Khz at 100 samples not an issue. Or smaller table size if you so desire.
Its limited by the VDAC setting time of 1 MSPS, or you could use IDAC and run it roughly 10X...
Some modern processors have configurable pull-up and pull-down options on GPIO pins,
this processor just has pull-up option. So you would want to connect the switch to ground
and the the other side of switch to pin. Config the pin as input and enable the internal pull
Thats a lot of potential stack push inside first interrupt which will limit min pulse width
measurement. Why not first edge set a flag, return and then turn on second ISR
outside first interrupt.
Remember to define flag as "volatile"...