Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi!
How to determine the operating frequency range of DLL?
Based from the equation below,
Max [(2/3)*DVCDL(max),DVCDL(min)] < TREF_CLK < Min [2*DVCDL(min),DVCDL(max)]
am I correct that its operating frequency depends on the minimum and maximum delay of the VCDL?
How to determine the maximum...
I will recheck my circuit and apply what I learned in this thread. If my circuit is the problem at least now I have the idea on plotting the curve. Thank you for all the help. :smile: Salamat!
This netlist was the version before I inserted #41. I also shrink range of delta_phase_deg as what you had stated.
.option PARHIER = LOCAL
.option POST
.temp 25
.GLOBAL gnd! vdd!
.param fund_period=2n
.param delta_phase_deg=0.0
.param tdelay='(delta_phase_deg/360)*fund_period'
xi12 vdd...
I've been using the .tran analysis in checking my PFD+CP since before. And from the papers I've got, only the output from the .tran was shown that is why I wanted to try showing the plots (such as in the beginning of this thread) to check my PFD.
- - - Updated - - -
Netlist in #41:
.option...
But can't see any i(c18) and i(c7).
I already inserted the .probe i(c18) i(c7) as what you advised.
.option PARHIER = LOCAL
.option POST
.temp 25
.GLOBAL gnd! vdd!
.param fund_period=2n
.param delta_phase_deg=0.0
.param tdelay='(delta_phase_deg/360)*fund_period'
xi12 vdd! down up out_clk...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.