Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. P

    Verification Plan for FIFO

    Hi I have come across a interview question on FIFO, question is, how to write top level verification plan for asynchronous FIFO and what are test-case do you write to verify the DUT ? I would appreciate help on the same. Regards Pralach

Part and Inventory Search

Top