Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have a design in which there are no scan flops.
I have generated the serial and parallel patterns in FASTSCAN(mentor tool)
On simulating this, the serial patterns pass while the parallel patterns fail.
I feel that, since there are no scan flops in the design, the tool is not able to force...