Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. S

    Memory Layout Question

    Thank You Mr.erikl As per my knowledge technology node means it depends on the gate length of the transistor.Suppose i want to design a memory block in 22nm node, What points i want to consider.Any text books enriches these aspects with EDA tool examples. Thank you
  2. S

    Memory Layout Question

    Hi all, Anyone can please provide me the details about the memory layout engineer responsibilities in the semiconductor companies.
  3. S

    LTspice simulation problem

    Hi.. Use the following in your design. .options gmin=1e-10 abstol=1e-10 reltol=0.003 revart back if it works fine............. Thank you

Part and Inventory Search