Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. Z

    Parameters influencing choice of FPGA

    1. Design gate count 2. Clock number 3. speed 4. I/O
  2. Z

    noise effects in VLSI design...

    You should divide this question into several sub questions. 1. IR drop 2. EM 3. Crosstalk etc. In each subject you can find many articles on it.
  3. Z

    What is the difference of CPLD and FPGA?

    fpga and cpld difference Hi, One major difference is that FPGA's line is segmented in the device , but CPLD's major resource is long line.
  4. Z

    noise effects in VLSI design...

    what kinds of noise? power, signal ?

Part and Inventory Search