Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
when i tried to do simulation in simulink of CDSK modulation i obtain the following signals
2. chaotic signal
3. dataxchaotic signal delayed
4. addition of 2 and 3
5. Delayed version of 4
6. product of 4 and 5
7. output of my correlator at reception
I am a PhD student, I work on digital modulations (CSK, DCSK, CDSK, QPSK, BPSK, QCSK ...), I work mostly on digital modulations based on chaos. However I am in blocking state for more than ten days in my work, I can not get a good BER in my simulation of CDSK modulation. for information, i work...