Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. L

    [UPF]How to merge power state tables from lower-level block to top-level?

    Critical path locates at a sub-block which occupies a seperate power domain. So I use hierarchical flow during synthesis. First, synthesize the sub-block with its own upf and write out subblock.ddc. Then during top synthesis, read top RTL and subblock.ddc, and propagate power supply data to top...

Part and Inventory Search