Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. A

    Error in Verilog problem

    With reference to sync_memory explanation on **broken link removed** You can infer RAM on fpgas by just removing the reset condition from the always block.**broken link removed** the memory is going to be inferred using logic cells.
  2. A

    Error in Verilog problem

    One of the good Verilog Tutorials I know will answer most of your basic Verilog questions. Its explained with many examples. https://www.fullchipdesign.com/verilog_tutorial.htm Synchronous Random Access Memory (RAM) implementation in verilog is at following link. **broken link removed**

Part and Inventory Search