Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. I

    1553 bit rate tolerance

    Hi! I'm designing a 1553 decoder. 1553 bit rate = as in here : https://en.wikipedia.org/wiki/MIL-STD-1553 The bit rate is 1.0 megabit per second (1 bit per μs). The combined accuracy and long-term stability of the bit rate is only specified to be within ±0.1%; the short-term clock stability...
  2. I

    ovm test environment setting : hdl module vs interface

    Hi! I am a new user of ovm (I used to work with vhdl/verilog based verification methodology) I am trying to develop a verification environment for a design that communicates with an external adc( spi protocol: cs, sclk etc) I have some questions: As I need a model to emulate the behaviour of...
  3. I

    [SOLVED] shared signals in Test Benches ?

    Hi all, I'm trying to write a test bench for a fpga as follows: ... signal a : std_logic;--connected to input a of fpga signal b : std_logic;--connected to input b of fpga ... begin ... main_tb_process: process begin --initialization a <= '0'; b <= '0'; ... --command1 a <= '1'...

Part and Inventory Search