Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. A

    Calculate dynamic power at fmax in Quartus

    Dear All, Why dynamic power after compilation equal to zero, any idea how can I calculate dynamic power at max freq in Quartus? Thanks
  2. A

    Calculate fmax for Altera design

    Can you give me some examples for my code to going on? Regards - - - Updated - - - If I have a signal connected the output of a component with the input of register file, In one of state I want to disconnect this signal then what's the value that will assigned to this signal in this...
  3. A

    Calculate fmax for Altera design

    Ok, let me explain more, my design is implementation for the following equation: for(i = 1; i < 5; i++) { T += ( ((Rv[i] - Ru[i]))^2 + ((Iv[i] - Iu[i]))^2 ) } assume the following: 1. use 4 add-sub, 2 squarer, and eight 21-bit register file(parallel input/output) . 2. finished all...
  4. A

    Calculate fmax for Altera design

    Dear All, After I finished my design compilation on Quartus, I get multiple result for fmax as shown below. I want to know, what does it means? and How can I calculate the fmax of the all design?. Regards
  5. A

    verify functionality and calculate fmax for Altera IP

    How can I get the fmax for a IP block created from Quartus Megafunction(such as lpm_add_sub)? also if there is a way to verify operation instead of writing test bench. Note: I created lpm_add_sub block and started compilation, but I found "No paths to report" at fmax summary, I don't know the...
  6. A

    As-soon-as-possible (ASAP) and As-late-as-possible (ALAP) scheduling

    I have a confused in this question, Can any one give me an equation(additions and multiplications) where the max. clock cycles needed (given by ALAP schedule) should exceed the min. number of clock cycles needed (given by ASAP schedule ) by no less than 3 cycles. Thanks
  7. A

    RISC and CISC Architecture

    Does RISC architecture CPUs have registers larger than CISC architecture CPUs?Is it always? Thanks
  8. A

    Find maximum frequency at quartus

    I want to know the different (meaning) between the following two parts and how can I find them in quartus through timing analysis i. The maximum internal clock frequency (clock for registered operation). ii. The maximum frequency of variation of the input data. Thanks
  9. A

    How to create vwf file from modelsim

    Thanks Kevin. But if I want to simulate and create .vwf and wlf simulation files, which tool must be use instead of using modelsim to achieve that?
  10. A

    How to create vwf file from modelsim

    After I write my VHDL code in Quartus and compiled it, I want to verify the proper operation of my code and create .vwf simulation file. How can I simulate and create .vwf file from modelsim?...please help Thanks

Part and Inventory Search