Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. K

    noise analysis in cadence

    cadence noise analysis Hi, I want to perform noise analysis in cadence [AMS 0.35um] but I haven't found any really relevant tutorial in the topic. Could someone please send me a tutorial, or a link to such a document? I have already checked cadence sourcelink as well but it haven't returned...
  2. K

    noise analysis cadence[AMS 0.35um] - request for resources

    noise analysis cadence Hi, I want to perform noise analysis in cadence [AMS 0.35um] but I haven't found any really relevant tutorial in the topic. Could someone please send me a tutorial, or a link to such a document? I have already checked cadence sourcelink as well but it haven't returned...
  3. K

    suggestion for I/O pads AMS 0.35um

    io 0.35um Hi, I need a suggestion regarding I/O pads for my chip. I want to put down pads which are guarded against ESD/have diode protection at the input, etc. The problem is that there are so many pads in the library that I don't have a lcue which would be the best bet. The data sheets of...
  4. K

    voltage level shifter design

    Hi, I need a cmos voltage level shifter circuit which shifts *exactly* 400 mV on a DC analog signal. I thought about voltage adder/substractor circuit but they are not applicable because of the resistors. Does anybody have an idea how to shift exactly 400 mV on-chip? Thx, Krivan
  5. K

    switched capacitor filter

    capacitor filter Hi, I do chopper-stabilization in my circuit and I want to low-pass filter the output signal. I want to set the corner frequency of the filter to 100 Hz. In a normal first-order LPF it would mean 320 MOhm && 5 pF. I implement the resistor as a simulated [switched-cap] resistor...
  6. K

    config file for IC5141???

    Hi, I'd like to make some parameters [like undo limit -> 10] set automatically when I start the IC5141 Cadence version. I haven't found any appropriate config file where I could have changed it. Does somebody know how I can set the parameters in advance, or could somebody please send me a...
  7. K

    rpoly2, or rpolyh- when/why is one better than the other?

    rpoly2 Hi, I have to use a resistor of 20kOhm. In the kit I have rpoly1, rpoly2, rpolyh. The colleagues suggested me to use rpoly2 but the rpolyh semms to be a better solution for me. Does somebody know when/why is one better than the other? Thx, K.
  8. K

    Cadence - Java - libjvm.so trouble

    cadence locking assertion failure Hi, when I start my Cadence environment I get a lot of error messages being related to Java Runtime Environment. msfb : HIT-Kit=3.70 tech=c35b4 Locking assertion failure. Backtrace: #0 /usr/lib/libxcb-xlib.so.0 [0xaae1a767] #1...
  9. K

    chopper-stabilized amp - voltage levels fall, need help

    chopper-stabilized amp Hi, I am trying to design a chopper-stabilized amplifier, seen below. The input signal is a 1Hz [1V DC+100mV amplitude] sine wave and the chopping frequency is 10 kHz. So I modulate the signal with the first switching block, then it gets amplified and demodulated. Well...
  10. K

    demultiplexer design troubles

    Hi folks, I have an application where I have to have an analog 4:1 multiplexer and an analog 1:4 demultiplexer. Basically I have to design some switching logic to connect 4 transistors to two amplifiers. So I designed the multiplexer with a conventional transfer-gate logic, it works fine...
  11. K

    generation of different waveforms with microcontroller

    Hi folks, I have an application where I have to generate a clock for a chip and control five cmos switches. I am totally new to microcontrollers that's why I would like to know which controller would be the best choice for this? The switches should operate independently, so it would be great...
  12. K

    ultra low current measurement

    low current measurement Hi, I would like to sense current in the range of ~10pA - ~100nA. I am looking for some clever techniques which enables to do it on PCB. I have a chip, I put it into a socket and I have to measure the current of the working electrode[flowing through the socket, of...
  13. K

    Trouble with Cadence ADE simulation step size

    cadence transient liberal Hi, I'm trying to simulate a complex circuit with an oscillator in it. I want to do transient simulation with a time step of, let's say, 1ns, 1ms, 10ms,.... I put the number I want to use into the bracket of ADE -> Choose Analysis... -> tran -> Options -> time step...
  14. K

    verilog code test with Spartan 3 AN

    verilog code for spartan 3 kit Hi, I want to test my bus protocol written in verilog with my Spartan 3-AN Starter Kit. I synthesized, mapped, placed and routed it with ISE 9.2 and I downloaded it. I used the boundary scan option. The question is: how can I send data into this module and...
  15. K

    Cadence - file of transient simulation is too big

    I'm executing a long simulation in Cadence and the tran.trn.trn is getting very large, 63G at the moment. I plot 4 signals. How can I tell Cadence to just plot and not save the results? If I do in Analog Environment Outputs -> Save all... -> none, is a "Direct plot" possible at the end of the...
  16. K

    VCO design for operating at low frequencies

    I have to design a VCO which has to operate in a low-frequency region. Say from 1.5 MHz to around 10 Hz. Can somebody suggest me a way to do it, or send a link to some possible topologies? Perhaps it was not a good idea I meant an LC-VCO and because of its high frequency 2, or 3 frequency...
  17. K

    Spartan 3AN usb data cable install problem

    spartan 3an cable driver Hi, I'm trying to install the USB data cable for my Spartan 3an board but WARNING:iMPACT:923 - Can not find cable, check cable setup ! Well...I installed the Xilinx Platform Cable USB Firmware Loader [ug344] but when I do a "Cable Setup" in iMPACT, I get the...
  18. K

    inout port+testbench problem, verilog

    verilog inout testbench I wrote a testbench for my i2c code but it doesn't seem to work. In the module SDA is an inout port. In the testbench: ... wire SDA; reg SDA_reg; OE = 1; ... assign SDA = (OE == 1) ? SDA_reg : 1'bz; ... I always write SDA_reg. The problem is that SDA always stays in...

Part and Inventory Search

Top