Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. A

    convolution of image in verilog

    can anyone please give me the verilog code for convolution of an image...or give me some guidence for implementing the convolution algorithm in verilog....
  2. A

    Question to image processing experts in FPGA???

    Hi FPGA experts i need a help in processing an image.....plz find the attachment of the image it is having some some white lines...here i have to count those white lines....how i can do this in FPGA.....already i processed the image using sobel edge detection but i didnt get exact edge detected...
  3. A

    verilog code for canny edge algorithm

    plz some one tell me is there any verilog code is available for canny edge detection algorithm.....already i have implemented the sobel edge detection bt it is giving expected result....so plz some help me in writing canny in verilog.....:sad:
  4. A

    doubt in using function

    can we call a function in ever posedge of clk..... for example always @ (posedge clk)begin a= function [b,c]; function[7:0]out; input b,c; out = b+c; endfunction end whether this possible.....
  5. A

    help in reading a large text file using verilog....

    I am having a large text file which contains only the pixel values of an image.....here i can able to read the pixels using $readmemh system task..... but the prolem is memory......am using only 1000 words of memory as below reg [31:0] Mem [0:999]; initial...
  6. A

    plz help me in this verilog code

    module readmemh_demo ( output reg lclk, output reg [31:0] pixels ); reg [31:0] Mem [0:20]; initial $readmemh("pixels.txt",Mem); reg[7:0] k; reg[7:0] i; initial begin $dumpfile("file.vcd"); $dumpvars; end initial begin lclk = 0; k = 0; pixels...
  7. A

    Explain me how would this be assigned

    how it will be assigned reg1<= #10 reg2 ; reg3 = # 10 reg4 ;
  8. A

    whether FPGA 's are having internal RAM?

    whether FPGA 's are having internal RAM....if it has means then plz some one tell me the internal RAM of EP2C35F672C6.....
  9. A

    doubt on sequential blocks

    Please some one let know can whether we can use blocking statements in sequential blocks....
  10. A

    How much clock do I need for this for loop in Verilog?

    for loop in verilog how much clock is required for the below for loop... always @ (posedge clk)begin for(index = 0;index < 10;index = index + 1)begin row1[index] <= #1 row2[index]; end end In simulation i see it is taking only clock....is it possible???
  11. A

    plz help me in this logic

    anybody plz tell me how to write program for the below logic... Am having array of a[2000] elements in that i have to increase a count if the numbers are continuously in order for five times like 1,2,3,4,5 for example a[0]=1,a[1]=2,a[2]=3,a[3]=4,a[4]=5, then i have to make a count.....if it is...
  12. A

    sequential code and combinational code in verilog

    Am new to verilog.......somebody can give me some example code for sequential verilog code and combinational verilog code plz explain me how both works in always posedge of clock.....
  13. A

    algorithm plz its urgent

    0 1 2 3 …….. ……. ………. 4031 4032 4033 4034 4035 …….. …….. …….. 8063 8064 8065 8066 8067 …….. …….. ……. 12095 12096 12097 12098 12099 …….. …….. …….. . . . consider the first 3x3 matrix from the above 0 1 2 4032 4033 4034 8064 8065 8066 matrix here the center location is 4033...
  14. A

    algorithm or logic for the attached document!!plz its urgent

    Actually the document is for image processing.Plz any one read it and tell me some solution.
  15. A

    Help me with algorithm for C program of this logic

    Consider total location is 0-999.here take first 9 locations and the we know the center location is 4th location. In this location I have write any data. Similarly for every 9 intervals up to 999 we will get the center location as 13, 22, 31….In all these center location I want to write some...
  16. A

    need help in sobel edge detection

    someone can tell me how sobel algorithm is used in detection edges in an image...how exactly is works??:cry:
  17. A

    Help me right a C code for a logic statement

    the input are as follow 1,12,23,34,45,56,67,78,89. If i got any one of this input then i need to add a number with 571. If not the input is different other than the given numbers then i need to add the number with 572. sombody can tell me solution for this in c without using if loop and switch...
  18. A

    flow of hough transform algorithm

    Can any one describe the flow of hough transform algorithm....how exactly the hough transform is used in finding the lines of the image in FPGA.....i have read many pdf still i didnt get the clear flow....:cry:
  19. A

    need help in flow of hough transform.

    I am very new to FPGA......Please any one tell me the flow of hough tranform in finding the lines of an image....how exactly the hough transform is used in detection of lines????
  20. A

    verilog code for square of a number without using * operator

    can anybody tell me how i can calculate the square of a number without using * operator.plz give me the answer in verilog code by using for loop......

Part and Inventory Search