Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have seen some threads about people seeking help in TCL scripts when you simulate a design on ModelSim without a testbench and i am one of them. I tried to write testbench but the design i am testing is very big and not fully known to me. So i was told to test few new functionality. :bang...
Have any one done some implantation of conversion HD-SDI to BT 656 ??
Need to understand, how to process 20 bit parallel data to get BT 656 format image.
Source format is HD-SDI.
Do reply !!! :)
Help needed"test bench of a counter entering a value in fifo and then reading it out"
this is code i wrote for test bench in vhdl
tell me did i make any mistake or guide me to write it in more simpler form.
i wrote some on my qures in comments form help me out for that...