Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. S

    Multi voltage Design Issues

    Hi, I need some clarification on multi voltage design. Lets say a particular instance in my design is running on two different voltages. In normal mode it runs on 1.2 volts and in special mode it runs on 0.8Volts. How is that done? I mean every cell in that instance will be linked to a library...
  2. S

    Congestion analysis in IC Compiler

    In IC Compiler, there are three congestion maps namely: Placement congestion, Global Route congestion and Detail Route congestion. Whats the difference between them ? Thanks
  3. S

    Synchronizer in design

    Can anybody please explain why we add synchronizer in design? If possible could anyone please give a link to some good source where this is explained?
  4. S

    Macro Placement in Floorplanning

    While Floorplanning, what are the necessary things i need to take care of while placing macros in the floorplan area? ---------- Post added at 13:34 ---------- Previous post was at 13:31 ---------- the reason i am asking this question is because i applied different strategies but still the...
  5. S

    About Power routing being done on top metal layers..

    I am new in ASIC design and had a question.. I read that power straps are routed on top metal layers because the top layers are more conductive because of their greater thickness than bottom layers. now my question is...Is this arrangement done deliberately and if it is... why and what if the...

Part and Inventory Search