Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. W

    The strange structure of inductor of LC VCO

    lc-vco capacitor bank What's the 'green' structure in the picture. It has any advantage? Thank you!
  2. W

    Could anyone give the Cppsim3.exe file?

    It can not be download from perrott's website. who can give me a download link? or send it to me? Thank you! xiaoxiang.sun@gmail.com
  3. W

    Problem about the Verilog-A Simulation

    I build a verilog-A model of PLL loop. And with spectre, to simulate the transient behavior. But after some time, about hundreds of us, the simulation is abruptly stopped. No warning or error information. What's wrong with my model or simulation setup? or spectre's bug?
  4. W

    About C code examples for circuit and system

    Where are there some C code examples for circuits and systems? thank you!
  5. W

    Plz help me! There is some paper, which I forgot the name!

    It talks about the difference of voltage controlled osc and current controlled osc. The phase noise of current controlled osc is better than the voltage controlled one. Could yuo tell me the paper title? Thank you!
  6. W

    Plz help me! There is some paper, which I forgot the name!

    It talks about the difference of voltage controlled osc and current controlled osc. The phase noise of current controlled osc is better than the voltage controlled one. Could yuo tell me the paper title? Thank you!
  7. W

    Correction about the constant I/Q mismatch ?

    Anyone can introduce some concept or paper, about the Correction on the constant I/Q mismatch ? Thank you!:D
  8. W

    Capacitance Multiplier will Introduce more Spur?

    In the LF of PLL, if to use the capacitance multiplier in order to save area, it would introduce much more reference spur ?? Thank you!
  9. W

    How to reject the 3rd spur of upconversion mixer

    Two different frequency clocks are mixed to a new clock. The IF (low frequency clock) signal can be degenerated to improve linearity. But the LO (high frequency clock) signal is very nonliear. It has 3rd and 5rd harmonic, which are mixed with the IF signal. Except the LC loading, RC filter...
  10. W

    Anyone could introduce something about two stage ring osc?

    Anyone could introduce something about the two-stage ring oscillator? theory\paper\webpage, any other information. thank you
  11. W

    How to build a sin wave with only phase noise?

    How to build a sin wave, that is with only phase noise, in the cadence? Thank you
  12. W

    A question about phase noise

    There is an buffered oscillator. If the phase nosie of oscillator is -140dBc and the phase noise of buffer is -140dBc, the total phase noise is -134dBc? Thank you
  13. W

    How to do HRCX in use of assura

    hrcx assura On the Extraction Tap of GUI, there is "Enable HRCX", and some cell name should be writed. But I don't know how to write it. And the document of assura don't give some example. Anyone could give some examples? Thank you
  14. W

    A question about the CMOS layout

    How long do we need the p-type(on sub) or n-type(on n-well)? 5um? 10um? 20um? And under what kind of situation? 3ks
  15. W

    the series R of varactor is different between m=2 and f=2 ?

    where is different, from physical point? thank you!
  16. W

    About the variation of ESR of crystal?

    How much is the variation of equivalent series resistance of crystal (32.767KHz and 38.4MHz)? thank you!
  17. W

    Why is the Cadence so slowly, when to change finger ?

    hy is the Cadence so slowly, when to change finger ? The IC 5141 is operated on Linux Server( 100M PhY, 4 CPUs, 4G Mem...) But when the finger of mos is changed from 1 to others bigger than 1, or from ones bigger than 1 to 1, the schematic is much more slower than normal case. What's wrong...
  18. W

    Why is the Cadence so slowly, when to change finger ?

    The ICFB 5141 is operated on Linux Server( 100M PhY, 4 CPUs, 4G Mem...) But when the finger of mos is changed from 1 to others bigger than 1, or from ones bigger than 1 to 1, the schematic is much more slower than normal case. What's wrong with the setting of my server or network? Plz help me
  19. W

    How to build a 10MOhm Resistor on chip for 32.768KHz XTAL

    The Xtal osc circuit needs a huge shunt resistor. How to make it on chip? thank you!
  20. W

    Plz Help: The Design of Crystal Osc (32.768KHz)

    crystal 32768khz datasheet I have the oscillation circuit: inverter + shunt res(1MOhm) +2 load cap(30pF, at the input of crystal) The crystal is 32.768KHz. (R1=35K, C1=1.9fF, L1=12255H, and C0=800fF) But the phase shift is not enough at the freq. What can i do? thank you!

Part and Inventory Search

Top