Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Answer for the 4th Question:
Assume that two register are 8 bit long. Connect the output of first register to the input of the second and connect the output of second register to the input of the first.
Now do the left shift or right shift 8 times.
i am annaotating SDF into my design.
After simulation i am getting the warnings with code vsim-SDF-3438.
can i know
1. Why these warnings have surfaced?
2.can i ignore these warnings?
i am not following what this cmmanr will do.
Declares three-state nets as Verilog "wire" instead of "tri." This variable is
useful in eliminating "assign" primitives and "tran" gates in the Verilog output.
I have three doubts regarding tracks of a standard cell.
1. What are tracks?
2. What is the use of these tracks?
3. If we increase the no of tracks how it will improve the performance?
Plz spare some time to answer these queries.
yes u are right hold time is not used in the calculation of Time period of the clock.
but Hold time signifies " how fast the launched data is reaching the capture f/f at the same edge of the launching clock" which directly affects the next state of the capture f/f.
i know what is set up and hold constaints.
but i want to know
1.why these timings are to be satisfied.?
2.Which part/factors of the F/F rule these timings?.
3.how these timings are calculated for a F/F?.
filler cell decaps
1.I want to know why these are used.If they are used in reducing PSN ,why cant we use Bypass for the same purpose.
2.What the structure of these cells.
3.How they help in reducing power supply noise.
4.How they are diffrent from Bypass capacitors
am in desparate...
Re: CRC by vhdl
first go throgh the basics of CRC by reading some DIGITAL COMMUNICATION Book, decide the poly nomial you want to implement & write down the RTL accordingly.
if u see the block diagram u will get to know the idea of implementing CRC .
i will give the complte details.
---> i(t)= is a traingular wave representing current.it is periodic with period 5ns.
it has a duty cycle of 50%,with A(general) as its amplitude.
--->if i integrate this waveform ,yes i will get a square wave represeting charge in coulomb.coreect sir...