Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. B

    FPGA implementation of a CIC decimation filter for a single-bit sigma-delta modulator

    Thanks FvM, The reason I said signed number, is that as long as I know we leverage the 2's complement wrap around in integrator sections to avoid overflow problem. I don't know how can we do it with unsigned number. Also if we do not convert 0 to -1, there will be no subtraction in integrator...
  2. B

    FPGA implementation of a CIC decimation filter for a single-bit sigma-delta modulator

    Dear all, I want to design a CIC decimation filter for a 3rd-order sigma-delta modulator with single-bit quantization.*As we know, CIC filter need's 2's complement arithmetic. Let's assume I need 16 bits internal word length for correct operation. Now my question is, do I need to convert my...

Part and Inventory Search

Top