Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. A

    configuring Logic Bist, how can it be desceased or increased

    logic bist Hi, How can we configure the clock at which the LBIST runs?How can the clock for BIST be either decreased or increased?
  2. A

    What is pin strapping and what is it used for?

    Hi, I would like to know, what is pin strapping and what it is used for. If it can be used for configuring fpga or cpld how it is done?
  3. A

    slow to fast synchronization

    If I have data(multi bit) to be transferred from a slow clock domain to fast clock domain, then what kind of synchronization technique can be applied. Say if sending clock period is 30 ns and receiving clock period is 5 ns then the data will be sampled for atleast 5 cycles in the receiving...
  4. A

    How to do functional coverage using NCVHDL and System Verilog?

    how to do functional coverage using ncvhdl and system verilog. Does ncvhdl support system verilog constructs?

Part and Inventory Search