Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. S

    Combinational or Sequential? A question about "Process&

    Re: Combinational or Sequential? A question about "Proc Because the first one has the clock information and the second one does not.
  2. S

    Doing LEC for Altera Stratix device

    Can any one tell me whether it's possible to do LEC (formal verification) between RTL and the synthsized netlist, where the netlist is generated by Synplify for Altera Stratix deviec? I tried to find the appropriate library to load in order to do the comparison. However I still can't find...

Part and Inventory Search