Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. V

    Lockup Latches Usage in DFT

    most of the ATPG tools are cycle based and not event based to my knowledge . So, they consider pos-edge to pos-edge as 1 cycle . So, -ve followed by +ve will be considered as 2 cycles . +ve followed by -ve is considered as single cycle . request anyone who thinks my understanding is wrong to...
  2. V

    DFT : parallel pattern simualation fail. but the serial patt

    Hi, I have a design in which there are no scan flops. I have generated the serial and parallel patterns in FASTSCAN(mentor tool) On simulating this, the serial patterns pass while the parallel patterns fail. I feel that, since there are no scan flops in the design, the tool is not able to force...

Part and Inventory Search