Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can you elaborate and illustrate your teaching using a real life example?
Or, Do you /are you aware of any book that teaches these principles?
In brevity, I could sort of conceptualise your explanation. An example would be helpful and more educational.
Let me know. I want to be...
Hello KODE and others FPGA users
Tell about your FPGA implementation flow. I am listening. Hehe.
When do you decide to apply timing constraint for the design when the FPGA implementation stage? I understand the need and the importance of timing constraint on quality of Result of the...
Thank you for your insights.
Here is my flowchart for FPGA implementation. Assuming that the RTL written is synthesisable and fully tested in simulation! Hehe!!!!
Point 1 -Synthesis without timing constraint
Ok, I could understand that synthesize a design with simply...
I am newbie to FPGA technology implementation.
Reading papers on static timing analysis, it appears to me that implementing a design (into an FPGA) without specifying the timing constraint (arrival time, required time, false path, multi-path, ..) will result in a NOT-SO-GOOD performing...