Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. A

    information needed on fault collapsing

    Hi, If there is any good documentation on fault collapsing, please share it . Thanks Vijayalakshmi
  2. A

    difference between ATPG library and verilog library

    Hi, Whats is the difference between libraried that we use for ATPG and verilog library ? Thanks
  3. A

    DFT : querry on compression

    Hi , How to decide compression ratio ? what is the limitation on compression ? will it affect coverage ? Is there any generic architecture for compression ? please provide good document on scan compression
  4. A

    DFT scan insertion querry

    Hi , I am working on scan insertion. I have some querries on the same. My understanding is lockup latch is not needed when we have negedge flop followed by pos edge flop. But when we have pos edge flop followed by neg edge flop, can I use lockup latch between pos edge -> lockup latch -> neg...
  5. A

    DFT - chian pattern failure

    Hi, Please help me in understanding the following, How to debug chain test failure ? How to find the failure flop for chain test patterns? What is the pattern used for chain test ? is it specific to the tool or can it be same for all ? Thanks Viayalakshmi
  6. A

    clock latency & uncertainity

    Hi, What is clock uncertainity ? How is it different from clock latency ? How library specific clk gating cells can avoid glitches as compared to using a simple AND gate for clk gating ? Thanks
  7. A

    what does it mean "deterministic ATPG "?

    determinic ATPG Hi, Please let me know what is deterministic ATPG ? Thanks
  8. A

    compression technique -LBIST

    Hi, What is LFSR ? why it is specifically used in LBIST ? Thanks
  9. A

    lbist Document and info needed

    Hi all, Please provide me document on LBIST, which can give me a clear idea about it. Thanks
  10. A

    How to debug failing chain pattern ?

    issue during shift Hi, How to debug failing chain pattern ? If the shift is failing for a chain pattern, does that mean we have hardware issue ? Thanks
  11. A

    the difference between fast sequential ATPG and basic ATPG

    difference Hi, Please let me know the difference between fast sequential ATPG and basic ATPG methodologies ?
  12. A

    ssue with respect to scan chain tracing in DFTMAX

    dftmax issue Hi, We are facing an issue with respect to scan chain tracing in DFTMAX for a flattened netlist. Tool error is R24, saying the scan-in pin xyz does not have scan-out . How to trace this in a flattened netlist for DFTMAX scanouts ? Thanks
  13. A

    multi cycle path - atspeed test

    atspeed test querries Please explain the meaning of multi cycle path, and how do we deal with them in the atspeed test ? How multicycle paths affect the coverage values ?
  14. A

    why is the coverage less in LOC compared to LOS ?

    LOC coverage why is the coverage less in LOC compared to LOS ?

Part and Inventory Search