Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My top level design is in VHDL and my block modules are in verilog. I was trying to instantiate a verilog module in VHDL by writing VHDL wrapper for it by instantiating component form in top level module for the verilog block.
module memory ( clk...