Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
We are currently designing an SoC and have a question on sequence of VDD, GND pad placement in IO-Ring. Could anyone suggest on which option is best? and any reasons for it?
1. Sequence of : SIGNAL-IOVDD-SIGNAL-IOVSS-SIGNAL-COREVDD-SIGNAL-COREVSS
2. Sequence of ...