Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. M

    Frame and frame frequency in LCD

    Hi, I was going through LCD datasheet. It says frame frequency is the rate at which backplane(COM) and frontplane(SEG) outputs changes. I am unable grasp what is that. What actually a frame is? Can somebody elaborate on this?. Thanks in advance.
  2. M

    Relative paths as headers in C

    Hi there, I have seen a program with include as follows: #include "../../Host/myfile/header.h" What is meaning of this? What does ../ indicate? What does this relative path represent? Thanks in advance.
  3. M

    Need more explanation on Hypergraph

    Hi there, As far as i know an hypergraph is a generalised graph with a edge connected to any no. of vertices. Can anybody elaborate this and provide more info. with a good example of drawing a hypergraph? Thanks in advance
  4. M

    [SOLVED] What does each letter stands for?

    What does each letter in PIC24FJ128GA010 stands for? Thanks in advance:lol:
  5. M

    Need of jumpers on motherboard

    What is a jumper? What is its need on motherboard
  6. M

    More than one Segments in 8086

    Hi there, Since the segments of 8086 can overlap can we have two code or data segments? Also there is only one segment register for each?If it is possible how?
  7. M

    Cmos static power dissipation

    In 'Cmos digital integrated circuit by sung mo kang' there is a line that states "static power dissipation is very small and is essentially limited by leakage current of pmos transistors". How does pmos helps to reduce static power? Thanks in advance
  8. M

    Dc offset in ac signal

    Hi, I just wanted to know how does the dc offset value in ac affects the output in differential amplifier as given in razavi's design of analog Cmos ic circuit page no. 103
  9. M

    Power analysis using tanner tool

    Hi there, I am very new to tanner. I dont know how to do power analysis using tanner. I have found in this forum that tanner cannot be used for power dissipation analysis. But in one of the paper sram power analysis has been done using tanner. So i require some inputs on this from tanner tool...
  10. M

    Signal gating in full adder

    Hi there, Signal gating is a way in which switching activities is reduced. But how it is implemented for full adder. Please provide info. Or any links will be appreciated. Thanks in advance.
  11. M

    Problem while using tanner

    Hi there, I am very new to tanner tool. Hence i was trying to familiarize the tool by drawing the schematic of inverter. I am trying to simulate using by applying pulse. But at the output i am getting a ramp i.e the input itself i am getting as ramp. What is the problem? Please help.
  12. M

    Switching activity factor in cmos

    Hi there, The dynamic power dissipation in a Cmos circuit is given by P=a*C*Vdd(square)*f where a is the switching activity factor which is the probability of output switching from 0 to 1. Can somebody give more details? It would be more precise if you could explain with an example. Thanks in...
  13. M

    Need of Netlist in verilog

    Use of Netlist in verilog Hi, While compiling a code in verilog i noticed a file called netlist. What is this netlist? If i am right so it provide the information about interconnections of RTL code. What is the use of it?
  14. M

    help in correcting verilog code

    hi there, I am writing parallel adder using task. But i am getting error in code.The code is as follows module demo(x,y, cin, s,cout); parameter N=3; input [N:0]x,y; input cin; output [N:0]s; output cout; reg cout; reg [N:0]s; reg [N+1:0]c; integer i; always@(x,y,cin)...
  15. M

    Simulation vs probabilistic power analysis

    Hi, Can anyone specify the difference between simulation and probabilistic power analysis? What i know is probabilistic power analysis is computationally efficient compared to simulation. Anything more? Thanks in advance
  16. M

    Significance of differentiation in Gain of amplifier

    Hi, Gain of an amplifier is given by output voltage divided input voltage. But sometimes the same gain is obtained by differentiating the output voltage by input voltage. What is the significance of this? Does not this vary the gain what were supposed to get?
  17. M

    Terminate() and unexpected()

    Hi members, Terminate function is used in c++ during exception handling when no 'catch' statement matches. Can anybody provide me an example of it? Thanks in advance
  18. M

    Round robin vs cyclic executive

    What is the difference between round robin and cyclic executive? As far as i know both uses time slicing to provide services periodically
  19. M

    Instruction in msp430

    Hi, I am fairly a new learner of msp430. What does this instruction does? Mov.w #WDTPW|WDTHOLD,&WDTCTL It is absolute addressing to stop watchdog timer. But if i am right so it is using or operation. But msp430 has no or instruction.
  20. M

    Ions in depletion mode

    Hi, MOSFET has 3 modes of operation. Accumulation, depletion and inversion. In depletion mode When gate voltage is greater than threshold voltage ions are attracted to the region beneath the gate. Where do these negative ions(nmos) come from?

Part and Inventory Search