Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. butterfish

    Hspice post simulation with *.spf file

    I'v found the reason...
  2. butterfish

    Hspice post simulation with *.spf file

    Hi, I'm doing a post simulation with a .spf netlist. my simulator is Hspice, job concluded. I can see the waves of input signal but no output waves! .probe option doesnt work, why? anyone knows? Best regards!
  3. butterfish

    charge pump PLL post simulation

    charge pump pll If you didn't estiamte/add the paracitical RC during pre-layout simulation, of course you will got higher frequency than post-simulation.
  4. butterfish

    is it easy to make a fabless company !!

    yes, wherever you find the 0.5um process (china, taiwan,korea,singapore, malaysia) should be so cheap. yes it's obsolete, but it is still stably enough for production. but more and more FABs are planing to shut down 0.5um recently.
  5. butterfish

    is it easy to make a fabless company !!

    best fabless companies Dear Mr.Colbhaidh, you tell the true story. but for a baby company, dont you think start with a RF product is a high risk choice? if not enough seed money, find a low risk project for startup, mabye 0.5um process(mask+16wafer first run...
  6. butterfish

    transmission line model in Hspice?

    transmission line model hspice hi, anyone knows??
  7. butterfish

    transmission line model in Hspice?

    transmission line model and spice Hi, all, Anyone knows, for Hspice simulation, how to model a transmission line with 50 Ohm impedence character? Thanks !
  8. butterfish

    how to print layout image into word.doc??

    Hi, all, My layout tool is L-edit11.1, I want export the layout image to word document, what shall I do?? Anyone knows? thanks in advance!
  9. butterfish

    100MHz phase/frequency detector

    circuit design 100mhz -ieee -patent Hi, Sadegh.j Yes, it can work at 100MHz. But for production, TLC2933 is too expensive ($1.5), and I only need a PFD+charge pump, no VCO. how about of your 10MHz IC? maybe I need divide 100M to low frequeny for cost down. Does anyone...
  10. butterfish

    100MHz phase/frequency detector

    frequency detector ic Thanks me_super! TLC2933 is just I want.
  11. butterfish

    looking for 100MHz phase/frequency detector chip

    Hi, all, I have two 100MHz frequency, and I want an IC with simple PFD+charge pump for some experiment on bread-board. Anyone knows how can I find this IC? can you tell me the name of the chip? thanks in advance!
  12. butterfish

    100MHz phase/frequency detector

    phase frequency detector Hi, all, I have two 100MHz input frequency, and I want an IC with simple PFD+charge pump for some experiment on bread-board. Anyone knows how can I find this IC? can you tell me the name of the chip? thanks in advance!
  13. butterfish

    how to divide a sin-wave by 2 with a simple way?

    sin-wave divider?? Hi, dear all, My question is how to divide a sin-wave by 2 with a simple way? There is a 128MHz sin-wave (0~0.6v, from crystal oscillator) input, and I need a 64MHz output (output can be sin-wave or square wave, 0~0.6v, differential output would be the best)...
  14. butterfish

    How to prove this problem?

    agree with saro_k_82. assume NR is the ac resistance between M1's gate and ac ground, and if NR//Rp is negtive, the oscillation can be hold on.
  15. butterfish

    How to simulate phase noise of PFD?

    Hi, trayant, Thanks for reply! But I dont have mentor graghic. Do you have any paper about PDF/VCO phase noise estimate?
  16. butterfish

    Startup of crystal oscillator

    crystal startup " In my simulations i see that for higher biasing curent i have shorter startup time" *** I dont think so. In my memery, larger |neg-resistance| have shorter startup time. Higher biase current may not always cause larger |neg-resistance|, espacially for low...
  17. butterfish

    How to simulate phase noise of PFD?

    Hi, all Now I 'm design a APLL and I want to optimize bandwidth for minimize phase noise, the phase noise of PFD and VCO are necessary. but the output of PFD&charge pump is a discrete singnal, how to simulate the phase noise of PFD and charge pump in Hspice? thanks in advance!
  18. butterfish

    A CMOS oscillator with stable frequency across corners

    agree. if the current source is (bandgap+VtoI), maybe need no triming for 10% accuracy.
  19. butterfish

    Question about switching MOSFET

    For PFET, keep Vsubstrate >= Vsource For NFET, keep Vsubstrate <= Vsource If not so, the switch maybe have large leakage current.
  20. butterfish

    Tutorial for Oscillator / PLL simulation in HSpice

    Seems after 2006 version, there is Hspice RF can do phase niose simulation.

Part and Inventory Search

Top