Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. M

    Why can't we have intra assignment delay in Verilog code?

    why can't we have intra assignemt delay in continuous statement in the verilog code like assign x = #5 clk
  2. M

    Why the simulation time increases when we list all the events in the sensitivity list

    why the simulation time increases when we do list all the events in the sensitivity lists
  3. M

    New to this Group....

    plz suggest me a good book for ASIC design..........

Part and Inventory Search

Top