Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have created the forward annotation file in dc_shell (/rtl2saif
forward.saif/) and import it into modelsim by dpfli.so library using
the command "vsim -foreign "dpfli_init
-quiet tbgen" with no problems
when converting itf to tluplus,
input:grdgenxo -itf2TLUPlus -i xxx.itf -o xxx.tluplus
but always fails ：
ERROR:statement_name_expected at line 2 instead of
how will i done with it?
explicit sync pin
before CTS,I want to convert some implicit ignore pins to explicit sync pin,because some clocks stopping at these ignore pins .
ataDefineSyncPin (geGetEditCell) "clk_gen/u1" '(("A1" "rr" 0 0 0))
but always failed.how will I solve...
I am a new hand of back_end in digital IC,work with astro(Synopsys).
Foundry has supply .map file and .nxtgrd.but I need TLU+.and I have tried to extract itf file from nxtgrd file by deleting the "$" from "TECHNOLOGY" to "end of itf file" in .nxtgrd file.But every time I proceed the...