Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
entity adder is
port(a:in std_logic_vector(3 downto 0);
sum:out std_logic;carry:out std_logic);
architecture behaviour of adder is
s0<=a(0) xor a(1) xor a(2);
c0<=(a(0) and a(1)) or (a(1) and a(2))or( a(2)...
Yes Aritra, I am Designing A Rf Mixer Circuit using Tanner T spice, But I couldn't find enough documentary about Tspice . i good at VHDL and Verilog ,
Can you assist me any way, i would be grateful.