Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. S

    Gray Square in my RF Module circuit in Proteus 8

    The gray square indicates the pin state is unknown (not high/not low). Fixing the LED (per FvM) may correct it or it might just be the way the part is simulated.
  2. S

    Measuring Motor Activity

    If there's a flat on the motor shaft, you could use an appropriate proximity detector to detect the flat and count that. You can also try adding an encoder like mechanism to the shaft to count pulses. Ideally, your motor wouldn't have too much vibration and it might be relatively random.
  3. S

    Input return loss of Amplifiers

    It will be flat if the amplifier input is purely resistive. Any reactance will vary with frequency. It will dip when the reactance is at the match impedance.
  4. S

    SPI MISO Pin Unused

    If you are not reading back a SPI value, it should be terminated like any other unused input. If you are creating a PCB, I would suggest adding a pull-up that could be removed if you ever wanted to wire in a read function in the future.
  5. S

    Where's Schematic Editor in Cadence Orcad 17.2?

    It's been years since I used schematic that I can't tell.
  6. S

    switching of board rate in PIC microcontrollers

    The RX input of the unused communications device should also be pulled to logic high. The is the idle state for the PIC TX line. Leaving it floating or low has caused me problems when switching between different devices. I'm switching on the digital side since I need to route to other uCs as...
  7. S

    Where are resistors on 8 x resistor array?

    Looking at page 3, the land patterns indicate the connections are on the concave section for the CATxx series and the flat part for the CAYxx series.
  8. S

    Indicating off-board connection in OrCad LAYOUT

    I'm designing a daughter board using OrCad Layout (old, I know). The board has 2 40 pin connectors at opposite ends. Both connectors have VCC net connections to the main board. The main board has the power supply and supplies VCC to multiple pins on each connector. I routed the board to use the...
  9. S

    OrCAD Capture 17.4 DRC error

    Maybe the ERC Matrix changed with the upgrade?
  10. S

    Old Altera FPGA EPM7128

    Have you looked at Microchip? I have been using some of the lower cell count versions to replace EPM3064/EPM7064 parts. These might be what you're looking for. You may need a different programmer...
  11. S

    components are stick together in pcb document

    I'm not an Altium user either but, I believe, the components that stick together are in a room. The original designer wanted to keep them together for some reason or another so they put them in a room.
  12. S

    add more types of Place page-off connector

    The off page connectors are in the CAPSYM.olb library. First, make a copy of this library in the event you mess it up. The easiest way to add a new connector is to open the library, load one of the symbols, and save it with your new name. Just to make sure, close the symbol and load the one you...
  13. S

    OrCAD Capture rigid flex

    Then you will need to create one.
  14. S

    OrCAD Capture rigid flex

    You'll need a connector on the left side as well. The flex/PCB footprint for the connector on the left will be the fingers.
  15. S

    layout design of an adapter using Altium

    Personally, I would center the route from P2.37 where it runs under the connector. This could be eliminated by running P2.33 to P3.2 route on the back You need to put the P1.15 and P1.16 thermal relief pads back. It will make it much easier to solder. The P3.8 route is incomplete. Again, run...
  16. S

    layout design of an adapter using Altium

    It's a 7Zip archive. - - - Updated - - - I'll preface to say I'm an EE that does design work by profession but PCB layout by necessity. You can probably clean up some of the routes by using the bottom layer for some of the P2 to P3 connections. Maybe re-route the NRST trace between P2.37 and...
  17. S

    Reflective area detection - optical lap counter

    Optical reflective sensors have both illumination and detection. I would suggest an analog version and detect the relative change in output voltage of the shiny spot vs the other part of the flywheel...
  18. S

    [SOLVED] Do I need footprint if I will just simulate in protues?

    The footprint is only used for the PCB. It's not required for design layout or simulation.

Part and Inventory Search