Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. B

    relacing 5V TTL tolerant FPGA with 3.3V TTL I/O tolerant FP

    Hi We used old spartan device which was 5V I/O tolerant. That device is obsolete one.Now, we are going to replace with new FPGA (SPARTAN3 series).But,these devices which are now in market are 3.3V tolerant only.How to face this problem? Please suggest me. regards, Balu
  2. B

    AMBA AHB Arbiter Test Environment

    Hi. I need a Processor BFM for our test environment to verify our AMBA AHB system. Please I need suggesion. Can I get free BFM's for any processors to test our environment. Basically, We need processor BFM which can work like a MASTER and to configure our ARBITER. Any inputs are welcome!
  3. B

    BFM Bus Functional Model

    Hi I am looking for a BFM for simple,generic processor.I am very much new for writing BFM.Any inputs are welcome.Actually, whether BFM can be written systemverilog also.What is the preferred choice?We have our designs in systemverilog.I want to see the example codes for BFM for any module.
  4. B

    Suggest me a free/evaluation version ASIC design tools

    Hi I am new to digital design tools. Can anybody suggest free/evaluation version asic design tools which can be downloaded or requested? Thanks in advance.
  5. B

    Suggest me some books about CAD algorithms for VLSI

    i want to learn CAD algorithms to enable layout of analog,rf,mixed signal,SOC'S. I WANT TO LEARN CAD algorithm development for VLSI. can anybody suggest any good books,web sites,course notes,etc.... thanking u.
  6. B

    urgent help needed reg cadence

    hi i am doing layout in tanner Ledit.in a few days,we may get cadence licences. so,is there any possibility of exporting tanner ledit to cadence layout.? pls tell me urgently. and i also want to know other free RF Layout tools. thanks in advance.
  7. B

    Books on VLSI Back-end

    hi can anybody pls suggest me good,basic books for VLSI back -end design. thanks.
  8. B

    pss analysis for LNA in cadence

    hi i designed a circuit for LNA.i simulated for s parameters.i wanted to do pss analysis to find out 1 db compression point and iip3.i am getting problems by setting the analysis(specifying the parameters in the analysis window).can anybody help in this regard..or post any help material...
  9. B

    lna noise figure,s parameters in cadence

    s parameter+lna hi i am doing LNA for 2.4G wireless lan application.i am struggling to characterise regarding noise figure,s parameters in cadence.can anubody help me to simulate the circuit for those parameters in cadence.i want detailed information.pls post some documents or help manual...
  10. B

    how to simulate to get NOISE FIGURE....

    pls help me how to calculate NF of my LNA ckt.
  11. B

    microwave and RF handbook

    can anybody uoload "microwave and RF handbook" CRC press,2001. somebody told it is a good book for RF designers. pls upload ......
  12. B

    design of rf transceiver for wifi

    hi all i am going to work on project"design of rf transceiver for wi-fi(802.11B). can anybody help me by posting the links related to the literaure of project like thesis,old project,journal papers,rf course etc. i also want to learn the inticacies of analog layout. pls help me out.
  13. B

    some sample question papers for campus interviews

    campus test papers hi.. as we are going to attend some campus interviews,it is better if some help by posting some sample question papers of vlsi companies...it will be useful to the freshers like us.
  14. B

    where can i get standard cells in cadence

    hi i want to simulate a analog circuit quickly which contain many components like opamps...etc.can anybody tell how to use standard cells like opamp....and where can i get those standard cell in cadence. can anybody upload a pnp model file plssss.....
  15. B

    pls help me to get pnp model

    tsmc ads model 025um pls help me to get pnp model as i am working on bandgap voltage reference circuit(cadence).it is urgent...plsssss......
  16. B

    is it able to implement pure mos voltage reference ckt...

    implement into pmos is it able to implement pure MOS bandgap vltage reference circuit without BJT'S..?i have to do project on bandgap voltage reference ckt with only 10ppm/c...can anybody help me out..?
  17. B


  18. B

    MOS opamp design tutorial review ***classic paper by GREY

    op amp design tutorial MOS opamp design tutorial review ***classic paper by GREY
  19. B

    grey & meyer solutions

    hi all i am new to this message board.if anybody wants ,i can provide solns for grey and meyer"design of analog integrated circuits "

Part and Inventory Search