Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
help me about PLL!
right now, today, from now on , I am back to design IC again,
The first work is to design a PLL,
can someone ,or maybe everyone to give me some advice to how to do this chanllenging job, from the beginning to the end!
thanks a lot!
when i use the resistance to obtain a CMFB
Why i see the vlotage of differernt side is the same but lower than the Vref ,
while the vlotage in the middle of the two resistance is the same as the Vref.