Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I was going through LCD datasheet. It says frame frequency is the rate at which backplane(COM) and frontplane(SEG) outputs changes. I am unable grasp what is that. What actually a frame is? Can somebody elaborate on this?. Thanks in advance.
I have seen a program with include as follows:
What is meaning of this? What does ../ indicate? What does this relative path represent? Thanks in advance.
As far as i know an hypergraph is a generalised graph with a edge connected to any no. of vertices. Can anybody elaborate this and provide more info. with a good example of drawing a hypergraph? Thanks in advance
In 'Cmos digital integrated circuit by sung mo kang' there is a line that states "static power dissipation is very small and is essentially limited by leakage current of pmos transistors". How does pmos helps to reduce static power? Thanks in advance
I am very new to tanner. I dont know how to do power analysis using tanner. I have found in this forum that tanner cannot be used for power dissipation analysis. But in one of the paper sram power analysis has been done using tanner. So i require some inputs on this from tanner tool...
I am very new to tanner tool. Hence i was trying to familiarize the tool by drawing the schematic of inverter. I am trying to simulate using by applying pulse. But at the output i am getting a ramp i.e the input itself i am getting as ramp. What is the problem? Please help.
The dynamic power dissipation in a Cmos circuit is given by
where a is the switching activity factor which is the probability of output switching from 0 to 1. Can somebody give more details? It would be more precise if you could explain with an example. Thanks in...
Use of Netlist in verilog
While compiling a code in verilog i noticed a file called netlist. What is this netlist? If i am right so it provide the information about interconnections of RTL code. What is the use of it?