Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Search results

  1. R

    Which book is the best for a PLL designer?

    which book is the best for a designer? best or gardner?
  2. R

    How to calculate the settling time of VCO?

    How to calculate the settling time of VCO? is there formula avalible?
  3. R

    Inductor with active enhanced Q in LNA

    Using inductor with active enhanced Q as load in LNA under consideration, will this cause noise degradation of the LNA due to the cross coupled CMOS pair
  4. R

    offset in bandgap design

    site:www.edaboard.com offset bandgap How to deal with the Op_Amp offset regarding band-gap design in CMOS
  5. R

    temperature drift of VCO

    what is the main reason of temperature drift of a cmos lc oscillator

Part and Inventory Search